Welcome to cerebrum’s documentation!¶
Hints¶
<signal_name>_l
active low, f.e. if IRQ_l is active, signal logic level is low
Examples of binary logic levels
Technology |
L voltage |
H voltage |
Notes |
---|---|---|---|
CMOS |
0 V to 1/3 Vdd |
2/3 Vdd to Vdd |
VDD = supply voltage |
TTL[3] |
0 V to 0.8 V |
2 V to Vcc |
Vcc = 5 V ±10% |